

10-05-00.

A

<div style="display: flex; justify-content: space-between;"> <div style="writing-mode: vertical-rl; transform: rotate(180deg); font-size: small;">JCS05 U.S. PRO</div> <div style="text-align: center;"> <h2 style="margin: 0;">UTILITY PATENT APPLICATION TRANSMITTAL</h2> <h3 style="margin: 0;">(Large Entity)</h3> <p style="margin: 0;">(Only for new nonprovisional applications under 37 CFR 1.53(b))</p> </div> </div> <div style="border: 1px solid black; padding: 2px; margin-top: 5px; text-align: center;"> TO THE ASSISTANT COMMISSIONER FOR PATENTS Box Patent Application Washington, D.C. 20231 </div>	<div style="border: 1px solid black; padding: 2px; margin-bottom: 5px;"> Docket No. 2204/A59 </div> <div style="border: 1px solid black; padding: 2px;"> Total Pages in this Submission 44 </div>
	<p>Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:</p> <div style="border: 1px solid black; padding: 5px; min-height: 40px;"> <p style="margin: 0;">SYSTEM, DEVICE, AND METHOD FOR CONTROLLING ACCESS TO A MEMORY</p> </div> <p>and invented by:</p> <div style="border: 1px solid black; padding: 5px; min-height: 40px;"> <p style="margin: 0;">Richard J. Ely Stanley Chmielecki</p> </div>

If a CONTINUATION APPLICATION, check appropriate box and supply the requisite information:

☐ Continuation
 ☐ Divisional
 ☐ Continuation-in-part (CIP) of prior application No.: _____

Which is a:

☐ Continuation
 ☐ Divisional
 ☐ Continuation-in-part (CIP) of prior application No.: _____

Which is a:

☐ Continuation
 ☐ Divisional
 ☐ Continuation-in-part (CIP) of prior application No.: _____

Enclosed are:

Application Elements

☐ Filing fee as calculated and transmitted as described below

2. ☒ Specification having 28 pages and including the following:

- a. ☒ Descriptive Title of the Invention
- b. ☐ Cross References to Related Applications (*if applicable*)
- c. ☐ Statement Regarding Federally-sponsored Research/Development (*if applicable*)
- d. ☐ Reference to Microfiche Appendix (*if applicable*)
- e. ☒ Background of the Invention
- f. ☒ Brief Summary of the Invention
- g. ☒ Brief Description of the Drawings (*if drawings filed*)
- h. ☒ Detailed Description
- i. ☒ Claim(s) as Classified Below
- j. ☒ Abstract of the Disclosure

 JCS05 U.S. PRO
 09/679451
 99/40/01

UTILITY PATENT APPLICATION TRANSMITTAL

(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
2204/A59

Total Pages in this Submission
44

Application Elements (Continued)

3. ☒ Drawing(s) (when necessary as prescribed by 35 USC 113)

a. ☐ Formal Number of Sheets _____

b. ☒ Informal Number of Sheets 8

4. ☒ Oath or Declaration

a. ☐ Newly executed (original or copy) ☒ Unexecuted

b. ☐ Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional application only)

c. ☒ With Power of Attorney ☐ Without Power of Attorney

d. ☐ DELETION OF INVENTOR(S)

Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. 1.63(d)(2) and 1.33(b).

5. ☐ Incorporation By Reference (usable if Box 4b is checked)

The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

6. ☐ Computer Program in Microfiche (Appendix)

7. ☐ Nucleotide and/or Amino Acid Sequence Submission (if applicable, all must be included)

a. ☐ Paper Copy

b. ☐ Computer Readable Copy (identical to computer copy)

c. ☐ Statement Verifying Identical Paper and Computer Readable Copy

Accompanying Application Parts

8. ☐ Assignment Papers (cover sheet & document(s))

9. ☐ 37 CFR 3.73(B) Statement (when there is an assignee)

10. ☐ English Translation Document (if applicable)

11. ☐ Information Disclosure Statement/PTO-1449 ☐ Copies of IDS Citations

12. ☐ Preliminary Amendment

13. ☒ Acknowledgment postcard

14. ☒ Certificate of Mailing

☐ First Class ☒ Express Mail (Specify Label No.): EL543500444US

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
2204/A59

Total Pages in this Submission
44

Accompanying Application Parts (Continued)


15. ☐ Certified Copy of Priority Document(s) *(if foreign priority is claimed)*
16. ☐ Additional Enclosures *(please identify below):*

Fee Calculation and Transmittal

CLAIMS AS FILED

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	48	- 20 =	28	x \$18.00	\$504.00
Indep. Claims	3	- 3 =	0	x \$80.00	\$0.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					\$0.00
BASIC FEE					\$710.00
OTHER FEE (specify purpose)					\$0.00
TOTAL FILING FEE					\$1,214.00

- ☐ A check in the amount of _____ to cover the filing fee is enclosed.
- ☐ The Commissioner is hereby authorized to charge and credit Deposit Account No. _____ as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of _____ as filing fee.
 - ☐ Credit any overpayment.
 - ☐ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
 - ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).


Signature

Jeffrey T. Klayman, Reg. No. 39,250
BROMBERG & SUNSTEIN LLP
125 Summer Street
Boston, MA 02110
(617) 443-9292

Dated: October 4, 2000

cc:

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR UNITED STATES PATENT

FOR

**SYSTEM, DEVICE, AND METHOD FOR CONTROLLING
ACCESS TO A MEMORY**

Inventors:

Richard J. Ely
9 Minuteman Lane
Sudbury, MA 01776

Stanley Chmielecki
22 Bulova Drive
Nashua, NH 03060

Attorney Docket No.: 2204/A59

Client Reference No.: 12024BA

Attorneys:

BROMBERG & SUNSTEIN LLP
125 Summer Street
Boston, MA 02110
(617) 443-9292

SYSTEM, DEVICE, AND METHOD FOR CONTROLLING ACCESS TO A MEMORY

FIELD OF THE INVENTION

The present invention relates generally to computer systems, and more particularly to memory access control in a computer system.

BACKGROUND OF THE INVENTION

In a typical computer system, it is not uncommon for multiple host applications to require access to a single memory device. Typically, memory accesses as well as memory access control functions are performed in software. This provides for relatively slow access to the memory device, and requires coordination between the various host applications.

SUMMARY OF THE INVENTION

In accordance with one aspect of the invention, a memory interface device is used to coordinate access to a memory device by a number of host applications. The memory interface device is situated between the number of host applications and the memory device. The memory interface device received memory access requests from the number of host applications, interacts with the memory device for servicing the memory access requests, and provides result/status information to the number of host applications. The memory interface device maintains a separate context for each memory access request in order to correlate each memory access request with the host application that issued the memory access request and the result/status information generated for the memory access request.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other objects and advantages of the invention will
5 be appreciated more fully from the following further description thereof with
reference to the accompanying drawings wherein:

FIG. 1 is a block diagram showing a memory interface device used to
interface multiple host applications to a memory device in accordance with an
embodiment of the present invention;

10 FIG. 2 is a block diagram showing the relevant logic blocks of an
exemplary memory interface device in accordance with an embodiment of the
present invention;

FIG. 3 is a block diagram showing a memory interface device used to
interface a packet processor having multiple packet processing contexts to a
Content-Addressable Memory (CAM) in accordance with an embodiment of
15 the present invention;

FIG. 4 is a block diagram conceptually showing the relevant logic
blocks of the memory interface device control logic in accordance with an
embodiment of the present invention;

20 FIG. 5 is a logic flow diagram generically describing the operation of
the memory interface device control logic in accordance with an embodiment
of the present invention;

FIG. 6 is a logic flow diagram describing the operation of the
monitoring logic of the memory interface device control logic in accordance
25 with an embodiment of the present invention;

FIG. 7 is a logic flow diagram describing the operation of the
scheduling logic of the memory interface device control logic in accordance
with an embodiment of the present invention; and

30 FIG. 8 is a logic flow diagram describing the operation of the
result/status logic of the memory interface device control logic in accordance
with an embodiment of the present invention.

DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT

In an embodiment of the present invention, a memory interface device
5 is used to coordinate accesses to the memory device by a number of host
applications. As shown in FIG. 1, the memory interface device 120 is coupled
between the host applications 110 and the memory device 130. The memory
interface device 120 receives memory access requests from the host
10 applications 110, interacts with the memory device in order to execute the
memory access requests on behalf of the host applications 110, and provides
result/status information back to the host applications 110.

In a typical embodiment of the present invention, the host applications
110 and the memory device 130 have different interface requirements. For
15 example, the host applications 110 and the memory device 130 typically have
different interface (bus) widths, interface cycles, interface signals, interface
protocols, and clocking. The memory interface device 120 interfaces with the
host applications 110 through a host interface that conforms to the host
application interface and with the memory device 130 through a memory
20 interface that conforms to the memory device interface. Thus, the memory
interface device 120 essentially converts or translates between the host
application interface and the memory device interface in order to coordinate
accesses to the memory device 130 by the host applications 110.

25 The memory interface device 120 maintains a context for each memory
access request. Each context is used to map the memory access request to the
host application 110 that issued the memory access request and to the
result/status information for the memory access request.

30 In a typical embodiment of the present invention, the memory interface
device 120 maintains a number of internal registers (referred to hereinafter as
a "context register set") for each host application 110. Each context register set
represents a context. Each context register set is used to receive memory

access requests from its corresponding host application 110 and provide result/status information to its corresponding host application 110. By maintaining a context register set for each host application 110, the memory interface device 120 is able to match each memory access request to the host application 110 that generated the memory access request and to the result/status information generated by the memory access request. However, because each host application 110 has access to one and only one context register set, each host application 110 can typically issue one and only one memory access request at a time.

In order for a host application 110 to access the memory device 130, the host application 110 issues a memory access request to the memory interface device 120. Specifically, the host application 110 writes a memory access request into its corresponding context register set by configuring its corresponding context register set accordingly. Writing to a particular register (e.g., an instruction register) typically indicates to the memory interface device 120 that the host application 110 has completed issuing its memory access request.

The memory interface device 120 monitors the context register sets in order to detect memory access requests. Typically, the memory interface device 120 monitors a particular register or register field within each context register set (e.g., an instruction register) that, when written by the respective host application 110, indicates that the host application 110 has completed issuing its memory access request. When the memory interface device 120 detects a memory access request in a particular context register set, the memory interface device 120 services the memory access request on behalf of the corresponding host application 110 by interacting with the memory device 130 on behalf of the host application 110.

The memory interface device 120 typically permits multiple memory access requests from multiple host applications 110 to be pending at any

given time. The memory interface device 120 schedules accesses to the memory device 130 in such a way that each pending memory access request is serviced and the context for each host application 110 is maintained (i.e., result/status information is correlated with its respective memory access request and memory access requests do not interfere with one another). The memory interface device 120 may execute each memory access request as an atomic operation, or, if the memory device 130 permits, may pipeline or interleave some or all of the memory access requests. The memory interface device 120 may or may not ensure that the memory access requests are serviced in the order in which they are received from the host applications 110.

When the memory interface device 120 completes a memory access request for a particular host application 110, the memory interface device 120 typically provides a signal to the host application 110. The signal indicates that the memory access request is complete and the result/status information is available.

In a typical embodiment of the present invention, the memory interface device 120 maintains a validity indicator in each context register set for indicating that the corresponding memory access request is complete and the result/status information is available. The memory interface device 120 typically clears the validity indicator in the context register set when a memory access request is received and sets the validity indicator in the context register set when the memory access request is complete and the result/status information is available. Alternatively or additionally, the memory interface device 120 may generate an interrupt or other signal when the memory access request is complete and the result/status information is available.

Thus, after issuing the memory access request, the host application 110 waits for the memory interface device 120 to signal that the memory access

request is complete and the result/status information is available before reading the result/status information from the memory interface device 120. For example, the host application 110 may suspend itself until the memory access request is complete, monitor for completion of the memory access request (e.g., by monitoring the validity indicator in its corresponding context register set), or continue with other tasks until interrupted by the memory interface device 120.

FIG. 2 shows the relevant logic blocks of an exemplary memory interface device 120. Among other things, the memory interface device 120 includes a host interface 210, a number of context register sets 220_1 - 220_N (referred to individually as a context register set 220 and collectively as the context register sets 220), control logic 230, and a memory interface 240. The memory interface device 120 communicates with the host applications 110 over the host interface 210 according to the host interface protocol. The memory interface device 120 communicates with the memory device 130 over the memory interface 240 using the memory interface protocol. The memory interface device 120 maintains a context register set 220 for each of the host applications 110 for receiving memory access requests from the host applications 110 and providing result/status information to the host applications 110. The control logic 230 monitors the context register sets 220 to detect memory access requests, services the memory access requests, interacts with the memory device 130 over the memory interface 240 in order to execute the memory access requests, and provides result/status information to the host applications 110.

In an exemplary embodiment of the present invention, the described memory interface device 120 is used in a router or other networking device to coordinate accesses to a Content-Addressable Memory (CAM) by multiple packet processing engines of a packet processor. As shown in FIG. 3, the memory interface device 120 is coupled between the packet processor 310 and the CAM 330. The CAM 330 is a memory device that is used to store certain

types of packet processing information such as routing/forwarding information. In order to process packets received over various router interfaces, the packet processing engines of the packet processor 310 search for routing/forwarding information in the CAM 330 by issuing memory
5 access requests to the memory interface device 120. The CAM 330 essentially enables all memory locations to be searched simultaneously using a single memory access request, and typically provides a mechanism for "masking out" irrelevant bits and fields in the search (e.g., for searching based upon an address/prefix). When organized in an ordered list format, the CAM 330
10 typically returns the "best" match for a particular search.

The interface to the packet processor 310 is typically a 32-bit pipelined ZBT SRAM interface with fixed three-cycle operations. The interface to the CAM 330 is typically a 128-bit multicycle, wide access interface with
15 concurrent instruction and control buses that enable memory accesses to be pipelined in order to reduce latency. Thus, with reference again to FIG. 2, the host interface 210 of the memory interface device 120 conforms to the packet processor 310 interface, and the memory interface 240 of the memory interface device 120 conforms to the CAM 330 interface.

The packet processor 310 typically includes four (4) independent packet processing engines. Each packet processing engine typically has four (4) independent packet processing contexts. Each packet processing context can independently issue memory access requests to the memory interface
25 device 120 through a corresponding context memory set 220. Thus, each packet processing context represents one of sixteen (16) host applications 110. An exemplary memory interface device 120 therefore includes at least sixteen (16) context memory sets 220, one for each of the packet processing contexts supported by the packet processor 310. Each context memory set 220
30 typically includes eight 32-bit registers including, among other things, registers for providing comparand, control, and instruction information by the packet processing context and registers for providing result/status

information (including a validity indicator) by the memory interface device 120.

In order for a packet processing context to access the CAM 330, the packet processing context issues a memory access request to the memory interface device 120 by configuring its corresponding context register set 220 in the memory interface device 120 accordingly. Memory accesses include such things as search operations and various CAM maintenance operations (e.g., invalidating, moving, loading, testing). An instruction register in each context register set 220 is typically used to specify the type of memory access for a particular memory access request.

The control logic 230 monitors the context register sets 220 in order to detect memory access requests. Typically, the control logic 230 monitors the instruction register in the context register set 220 to determine when a memory access request has been stored in the context register set 220. When the instruction register is written by the respective packet processing context, indicating that the context register set 220 includes a complete memory access request, the control logic 230 services the memory access request on behalf of the corresponding packet processing context. Specifically, the control logic 230 typically clears the validity indicator in the context register set 220 and schedules the appropriate memory accesses to execute the memory access request.

The control logic 230 typically permits multiple memory access requests from multiple packet processing contexts to be pending at any given time. In order to reduce latency, the control logic 230 typically pipelines accesses to the CAM 330 over the memory interface 240 when it is able to do so. Specifically, the CAM 330 interface is a multicycle interface that enables multiple memory access operations to be performed during each memory access cycle. Under certain circumstances, it may be possible for the control logic 230 to schedule its servicing of the memory access requests in such a

way that, during a particular memory access cycle, some memory access operations relate to one memory access request while other memory access operations relate to another memory access request. Such pipelining enables the control logic 230 to begin servicing one memory access request before
5 completing another memory access request. However, because certain types of memory access requests and memory access operations can conflict, the control logic 230 monitors for memory access requests and memory access operations that conflict and executes those memory access requests and memory access cycle operations as atomic operations (i.e., without
10 pipelining). This typically involves completing any memory access operations that are in the pipeline before executing the conflicting memory access request or memory access operation.

When the control logic 230 completes a memory access request for a
15 particular packet processing context, the control logic 230 typically stores result/status information and sets the validity indicator in the corresponding context register set 220. The result/status information typically includes result data (e.g., data read from the CAM 330) as well as various status information (e.g., single match, multiple matches). The setting of the validity
20 indicator enables the packet processing context to determine that the memory access request is complete and the result/status information is available.

Thus, the control logic 230 includes logic for monitoring the context register sets 220 to detect memory access requests, logic for scheduling
25 memory access operations for servicing the memory access requests, and logic for providing result/status information. The logic for scheduling memory access operations for servicing the memory access requests includes logic for pipelining memory access operations, logic for detecting conflicting memory access requests and memory access operations, and logic for executing
30 memory access requests and memory access operations as atomic operations to prevent conflicts.

FIG. 4 conceptually shows the relevant logic blocks of the control logic 230. Among other things, the control logic 230 includes monitoring logic 410, scheduling logic 420, CAM protocol logic 430, and result/status logic 440. The monitoring logic 410 monitors the context register sets 220 to detect memory access requests and provides the memory access requests to the scheduling logic 420 for servicing. The scheduling logic 420 schedules memory access operations for the memory access requests using both pipelining (when possible) and atomic operations. The CAM protocol logic 430 generates the appropriate CAM 330 interface signals for interfacing with the CAM 330 via the memory interface 240. Coordination between the scheduling logic 420 and the result/status logic 440, as shown by the dashed line 450, enables the result/status logic 440 to correlate result/status information with its corresponding memory access request and store the result/status information in the corresponding context register set 220.

FIG. 5 shows an exemplary logic flow 500 generically describing the operation of the control logic 230. Beginning in block 502, the logic monitors the context register sets 220 for memory access requests, in block 504. The logic detects a number of memory access requests, in block 506, and services the number of memory access requests, in block 508. The logic obtains result/status information for the number of memory access requests, in block 510, correlates the result/status information with its respective memory access request, in block 512, and stores the result/status information for each memory access request in its respective context register set 220, in block 514. The logic 500 terminates in block 599.

FIG. 6 shows an exemplary logic flow 600 describing the operation of the monitoring logic 410. Beginning in block 602, the logic monitors the context register sets 220, in block 604. When the logic detects a memory access request in a context register set 220, in block 606, the logic clears the validity indicator in the context register set 220, in block 608, and provides the memory access request to the scheduling logic 420 for servicing, in block 610.

The logic 600 recycles to block 604 to monitor for subsequent memory access requests.

FIG. 7 shows an exemplary logic flow 700 describing the operation of the scheduling logic 420. Beginning in block 702, and upon receiving a memory access request from the monitoring logic 410, in block 704, determines whether execution of the memory access request will conflict with any memory access requests in the pipeline, in block 706. If execution of the memory access request will not conflict with any memory access requests in the pipeline (NO in block 708), then the logic generates the appropriate memory access operations for executing the memory access request, in block 712. If execution of the memory access request will conflict with any memory access requests in the pipeline (YES in block 708), then the logic completes all memory access operations in the pipeline, in block 710, and then generates the appropriate memory access operations for executing the memory access request, in block 712. The logic 700 recycles to block 704 to service subsequent memory access requests.

FIG. 8 shows an exemplary logic flow 800 describing the operation of the result/status logic 440. Beginning in block 802, the logic obtains result/status information for a memory access request, in block 804. The logic determines a context register set 220 for the memory access request, in block 806, stores the result/status information in the context register set 220, in block 808, and sets the validity indicator in the context register set 220, in block 810. The logic 800 recycles to block 804 to provide result/status information for subsequent memory access requests.

In the exemplary embodiments described above, the memory interface device 120 is used to interface multiple host applications 110 to the memory device 130. However, the memory interface device 120 may be used even for interfacing a single host application 110 to the memory device 130, particularly when the host application(s) 110 and the memory device 130 have

different interfaces. This is because the memory interface device 120 essentially converts or translates between the host application interface and the memory device interface in order to service the memory access requests on behalf of the host application(s). Thus, the present invention is not limited to any particular number of host applications 110.

In the exemplary embodiments described above, the memory interface device 120 maintains various internal registers for receiving the memory access requests and providing the result/status information. However, the present invention is in no way limited to such use of registers. For one example, rather than including registers, the memory interface device 120 could include a random access memory (RAM) or other type of memory through which the memory access requests are received and the result/status information is provided (e.g., through a set of descriptors). For another example, the host interface could be message-based such that the host application(s) 110 and the memory interface device 120 exchange information in the form of communication messages.

In the exemplary embodiments described above, the memory interface device 120 maintains one context register set for each host application 110, typically limiting each host application 110 to one and only one memory access request at a time. However, the present invention is in no way limited to maintaining one context register set for each host application 110. Other mechanisms may be used to permit each host application 110 to issue more than one memory access request at a time. For one example, the memory interface device 120 could maintain multiple context register sets for each host application 110, thereby permitting each host application 110 to issue multiple memory access requests. For another example, the memory interface device 120 could maintain multiple general-purpose context register sets and permit each host application 110 to issue multiple memory access requests.

In the exemplary embodiments described above, writing to an instruction register by the host application 110 signals to the memory interface device 120 that a memory access request is ready for servicing. However, the present invention is in no way limited to such use of the instruction register for signaling that the memory access device is ready for servicing. Other mechanisms may be used to signal to the memory interface device 120 that a memory access request is ready for servicing. For example, a separate register or field within a register may be used to signal to the memory interface device 120 that a memory access request is ready for servicing.

In the exemplary embodiments described above, a validity indicator is used to signal the host application 110 that the memory access request is complete and result/status information is available. However, the present invention is in no way limited to the use of a validity indicator for signaling that the memory access request is complete and result/status information is available. Other mechanisms may be used to signal that the memory access request is complete and result/status information is available. For example, the memory interface device 120 could generate an interrupt when the memory access request is complete and result/status information is available.

It should be noted that the term "router" is used herein to describe a communication device that may be used in a communication system, and should not be construed to limit the present invention to any particular communication device type. Thus, a communication device may include, without limitation, a bridge, router, bridge-router (brouter), switch, node, or other communication device.

It should also be noted that the logic flow diagrams are used herein to demonstrate various aspects of the invention, and should not be construed to limit the present invention to any particular logic flow or logic implementation. The described logic may be partitioned into different logic

blocks (e.g., programs, modules, functions, or subroutines) without changing the overall results or otherwise departing from the true scope of the invention. Often times, logic elements may be added, modified, omitted, performed in a different order, or implemented using different logic constructs (e.g., logic gates, looping primitives, conditional logic, and other logic constructs) without changing the overall results or otherwise departing from the true scope of the invention.

The present invention may be embodied in many different forms, including, but in no way limited to, programmable logic for use with a programmable logic device (e.g., a Field Programmable Gate Array (FPGA) or other PLD), discrete components, integrated circuitry (e.g., an Application Specific Integrated Circuit (ASIC)), or any other means including any combination thereof. In a typical embodiment of the present invention, the memory interface device 120 is a FPGA that is loaded with appropriate program logic to define the logic gates and registers for interfacing the packet processor 310 and the CAM 330 as described herein. The packet processor 310, memory interface device 120, and CAM 330 are components of a router or other networking device.

Hardware logic (including programmable logic for use with a programmable logic device) implementing all or part of the functionality previously described herein may be designed using traditional manual methods, or may be designed, captured, simulated, or documented electronically using various tools, such as Computer Aided Design (CAD), a hardware description language (e.g., VHDL or AHDL), or a PLD programming language (e.g., PALASM, ABEL, or CUPL).

Programmable logic may be fixed either permanently or transitorily in a tangible storage medium, such as a semiconductor memory device (e.g., a RAM, ROM, PROM, EEPROM, or Flash-Programmable RAM), a magnetic memory device (e.g., a diskette or fixed disk), an optical memory device (e.g.,

a CD-ROM), or other memory device. The programmable logic may be fixed in a signal that is transmittable to a computer using any of various communication technologies, including, but in no way limited to, analog technologies, digital technologies, optical technologies, wireless technologies, networking technologies, and internetworking technologies. The programmable logic may be distributed as a removable storage medium with accompanying printed or electronic documentation (*e.g.*, shrink wrapped software), preloaded with a computer system (*e.g.*, on system ROM or fixed disk), or distributed from a server or electronic bulletin board over the communication system (*e.g.*, the Internet or World Wide Web).

Thus, the present invention may be embodied as a memory interface device for interfacing a number of host applications to a memory device. The memory interface device includes a host interface for interfacing with the number of host applications, a memory interface for interfacing with the memory device, a number of contexts for receiving memory access requests from the number of host applications and providing result/status information to the number of host applications, and control logic for obtaining memory access requests from the number of contexts, interacting with the memory device over the memory interface for servicing the memory access requests on behalf of the number of host applications, and providing the result/status information to the number of host applications via the number of contexts. The number of host applications may include a number of packet processing contexts of a packet processor, in which case the host interface conforms to a packet processor interface. The memory device may be a content-addressable memory (CAM), in which case the memory interface conforms to a CAM interface. The number of contexts may be embodied as a number of context registers sets. In a typical embodiment, each context register set corresponds to one and only one of the number of host applications. The control logic typically includes monitoring logic, scheduling logic, memory interface logic, and result/status logic. The monitoring logic monitors the number of contexts for detecting memory access requests and provides the memory

access requests to the scheduling logic. The scheduling logic schedules memory access operations for the memory access requests. The memory interface logic generates memory interface signals for interfacing with the memory device over the memory interface. The result/status logic provides

5 result/status information to the number of host application(s). The monitoring logic may monitor a predetermined register (such as an instruction register) in each context register set to detect a memory access request. The memory interface may support pipelining of memory access operations, and the scheduling logic may pipeline a plurality of memory

10 access requests over the memory interface. The scheduling logic may determine that a plurality of memory access requests conflict, clear the pipeline, and execute at least one of the conflicting memory access requests as an atomic operation. The result/status logic correlates result/status information with its corresponding memory access request and stores the

15 result/status information for each memory access request in a corresponding context. The result/status logic may set a validity indicator in each context when the corresponding memory access is complete and the result/status information is available. The memory interface device may be embodied as a programmed programmable logic device (such as a programmed FPGA) or

20 an ASIC.

The present invention may also be embodied as program logic for programming a programmable logic device. The program logic includes host interface logic for interfacing with the number of host applications, memory

25 interface logic for interfacing with the memory device, a number of contexts for receiving memory access requests from the number of host applications and providing result/status information to the number of host applications, and control logic for obtaining memory access requests from the number of contexts, interacting with the memory device using the memory interface

30 logic for servicing the memory access requests on behalf of the number of host applications, and providing the result/status information to the number of host applications via the number of contexts. The number of host applications

may include a number of packet processing contexts of a packet processor, in which case the host interface conforms to a packet processor interface. The memory device may be a content-addressable memory (CAM), in which case the memory interface conforms to a CAM interface. The number of contexts may be embodied as a number of context registers sets. In a typical embodiment, each context register set corresponds to one and only one of the number of host applications. The control logic typically includes monitoring logic, scheduling logic, memory interface logic, and result/status logic. The monitoring logic monitors the number of contexts for detecting memory access requests and provides the memory access requests to the scheduling logic. The scheduling logic schedules memory access operations for the memory access requests. The memory interface logic generates memory interface signals for interfacing with the memory device over the memory interface. The result/status logic provides result/status information to the number of host application(s). The monitoring logic may monitor a predetermined register (such as an instruction register) in each context register set to detect a memory access request. The memory interface may support pipelining of memory access operations, and the scheduling logic may pipeline a plurality of memory access requests over the memory interface. The scheduling logic may determine that a plurality of memory access requests conflict, clear the pipeline, and execute at least one of the conflicting memory access requests as an atomic operation. The result/status logic correlates result/status information with its corresponding memory access request and stores the result/status information for each memory access request in a corresponding context. The result/status logic may set a validity indicator in each context when the corresponding memory access is complete and the result/status information is available. The program logic may be embodied in a computer readable medium for loading into the programmable logic device.

The present invention may also be embodied as an apparatus including a number of host applications, a memory device, and a memory interface

device interposed between the host applications and the memory device for receiving memory access requests from the number of host applications, interacting with the memory device on behalf of the number of host applications for servicing the memory access requests, and providing result/status information to the host applications.

The present invention may be embodied in other specific forms without departing from the true scope of the invention. The described embodiments are to be considered in all respects only as illustrative and not restrictive.

We claim:

1. A memory interface device for interfacing a number of host applications to a memory device, the memory interface device comprising:
5 a host interface for interfacing with the number of host applications;
a memory interface for interfacing with the memory device;
a number of contexts operably coupled to the host interface for receiving memory access requests from the number of host applications and providing result/status information to the number of host applications; and
10 control logic operably coupled to obtain memory access requests from the number of contexts, interact with the memory device over the memory interface for servicing the memory access requests on behalf of the number of host applications, and provide the result/status information to the number of host applications via the number of contexts.

2. The memory interface device of claim 1, wherein the number of host applications comprises a number of packet processing contexts of a packet processor, and wherein the host interface conforms to a packet processor interface.

3. The memory interface device of claim 1, wherein the memory device comprises a content-addressable memory (CAM), and wherein the memory interface conforms to a CAM interface.

4. The memory interface device of claim 1, wherein the number of contexts comprises a number of context registers sets.

5. The memory interface device of claim 4, wherein each context register set corresponds to one and only one of the number of host applications.

6. The memory interface device of claim 1, wherein the control logic comprises:

monitoring logic;
scheduling logic;
memory interface logic; and
result/status logic, wherein:

5 the monitoring logic is operably coupled to monitor the number of contexts for detecting memory access requests and providing the memory access requests to the scheduling logic;

the scheduling logic is operably coupled to schedule memory access operations for the memory access requests;

10 the memory interface logic is operably coupled to generate memory interface signals for interfacing with the memory device over the memory interface; and

the result/status logic is operably coupled to provide result/status information to the number of host application(s).

15 7. The memory interface device of claim 6, wherein each context comprises a context register set, and wherein the monitoring logic is operably coupled to monitor a predetermined register in each context register set to detect a memory access request.

20 8. The memory interface device of claim 7, wherein the predetermined register comprises an instruction register.

25 9. The memory interface device of claim 6, wherein the memory interface supports pipelining of memory access operations, and wherein the scheduling logic is operably coupled to pipeline a plurality of memory access requests over the memory interface.

30 10. The memory interface device of claim 9, wherein the scheduling logic is operably coupled to determine that a plurality of memory access requests conflict and execute at least one of the conflicting memory access requests as an atomic operation.

11. The memory interface device of claim 10, wherein the scheduling logic is operably coupled to clear the pipeline in order to execute the conflicting memory access request as an atomic operation.

5

12. The memory interface device of claim 6, wherein the result/status logic is operably coupled to correlate result/status information with its corresponding memory access request.

10 13. The memory interface device of claim 6, wherein the result/status logic is operably coupled to store the result/status information for each memory access request in a corresponding context.

14. The memory interface device of claim 13, wherein each context comprises a validity indicator, and wherein the result/status logic is operably coupled to set the validity indicator in each context when the corresponding memory access is complete and the result/status information is available.

15 15. The memory interface device of claim 1 embodied as programmed programmable logic device.

16. The memory interface device of claim 1 embodied as an application specific integrated circuit.

17. Program logic for programming a programmable logic device, the program logic comprising:

host interface logic for interfacing with the number of host applications;

5 memory interface logic for interfacing with the memory device;
a number of contexts operably coupled to the host interface logic for receiving memory access requests from the number of host applications and providing result/status information to the number of host applications; and
control logic operably coupled to obtain memory access requests from
10 the number of contexts, interact with the memory device using the memory interface logic for servicing the memory access requests on behalf of the number of host applications, and provide the result/status information to the number of host applications via the number of contexts.

18. The program logic of claim 17, wherein the number of host applications comprises a number of packet processing contexts of a packet processor, and wherein the host interface logic conforms to a packet processor interface.

19. The program logic of claim 17, wherein the memory device comprises a content-addressable memory (CAM), and wherein the memory interface logic conforms to a CAM interface.

20. The program logic of claim 17, wherein the number of contexts
25 comprises a number of context registers sets.

21. The program logic of claim 20, wherein each context register set corresponds to one and only one of the number of host applications.

30 22. The program logic of claim 17, wherein the control logic comprises:
monitoring logic;
scheduling logic;

memory interface logic; and
result/status logic, wherein:

the monitoring logic is operably coupled to monitor the number of
contexts for detecting memory access requests and providing the memory
5 access requests to the scheduling logic;

the scheduling logic is operably coupled to schedule memory access
operations for the memory access requests;

the memory interface logic is operably coupled to generate memory
interface signals for interfacing with the memory device using the memory
10 interface logic; and

the result/status logic is operably coupled to provide result/status
information to the number of host application(s).

23. The program logic of claim 22, wherein each context comprises a
context register set, and wherein the monitoring logic is operably coupled to
15 monitor a predetermined register in each context register set to detect a
memory access request.

24. The program logic of claim 23, wherein the predetermined register
20 comprises an instruction register.

25. The program logic of claim 22, wherein the memory interface supports
pipelining of memory access operations, and wherein the scheduling logic is
operably coupled to pipeline a plurality of memory access requests over the
25 memory interface.

26. The program logic of claim 25, wherein the scheduling logic is
operably coupled to determine that a plurality of memory access requests
conflict and execute at least one of the conflicting memory access requests as
30 an atomic operation.

27. The program logic of claim 26, wherein the scheduling logic is operably coupled to clear the pipeline in order to execute the conflicting memory access request as an atomic operation.

5 28. The program logic of claim 22, wherein the result/status logic is operably coupled to correlate result/status information with its corresponding memory access request.

29. The program logic of claim 22, wherein the result/status logic is
10 operably coupled to store the result/status information for each memory access request in a corresponding context.

30. The program logic of claim 29, wherein each context comprises a validity indicator, and wherein the result/status logic is operably coupled to
15 set the validity indicator in each context when the corresponding memory access is complete and the result/status information is available.

31. The program logic of claim 17 embodied in a computer readable medium.

32. An apparatus comprising:
a number of host applications;
a memory device; and
a memory interface device interposed between the host applications

and the memory device and operably coupled to receive memory access requests from the number of host applications, interact with the memory device on behalf of the number of host applications for servicing the memory access requests, and provide result/status information to the host applications.

33. The apparatus of claim 32, wherein the memory interface device comprises:

a host interface for interfacing with the number of host applications;
a memory interface for interfacing with the memory device;
a number of contexts operably coupled to the host interface for receiving memory access requests from the number of host applications and providing result/status information to the number of host applications; and
control logic operably coupled to obtain memory access requests from the number of contexts, interact with the memory device over the memory interface for servicing the memory access requests on behalf of the number of host applications, and provide the result/status information to the number of host applications via the number of contexts.

34. The apparatus of claim 33, wherein the number of host applications comprises a number of packet processing contexts of a packet processor, and wherein the host interface conforms to a packet processor interface.

35. The apparatus of claim 33, wherein the memory device comprises a content-addressable memory (CAM), and wherein the memory interface conforms to a CAM interface.

36. The apparatus of claim 33, wherein the number of contexts comprises a number of context registers sets.

37. The apparatus of claim 36, wherein each context register set
5 corresponds to one and only one of the number of host applications.

38. The apparatus of claim 33, wherein the control logic comprises:
monitoring logic;
scheduling logic;
10 memory interface logic; and
result/status logic, wherein:

the monitoring logic is operably coupled to monitor the number of
contexts for detecting memory access requests and providing the memory
access requests to the scheduling logic;

15 the scheduling logic is operably coupled to schedule memory access
operations for the memory access requests;

the memory interface logic is operably coupled to generate memory
interface signals for interfacing with the memory device over the memory
interface; and

20 the result/status logic is operably coupled to provide result/status
information to the number of host application(s).

39. The apparatus of claim 38, wherein each context comprises a context
register set, and wherein the monitoring logic is operably coupled to monitor
25 a predetermined register in each context register set to detect a memory access
request.

40. The apparatus of claim 39, wherein the predetermined register
comprises an instruction register.

30 41. The apparatus of claim 38, wherein the memory interface supports
pipelining of memory access operations, and wherein the scheduling logic is

operably coupled to pipeline a plurality of memory access requests over the memory interface.

42. The apparatus of claim 41, wherein the scheduling logic is operably
5 coupled to determine that a plurality of memory access requests conflict and execute at least one of the conflicting memory access requests as an atomic operation.

43. The apparatus of claim 42, wherein the scheduling logic is operably
10 coupled to clear the pipeline in order to execute the conflicting memory access request as an atomic operation.

44. The apparatus of claim 38, wherein the result/status logic is operably
15 coupled to correlate result/status information with its corresponding memory access request.

45. The apparatus of claim 38, wherein the result/status logic is operably
20 coupled to store the result/status information for each memory access request in a corresponding context.

46. The apparatus of claim 45, wherein each context comprises a validity
25 indicator, and wherein the result/status logic is operably coupled to set the validity indicator in each context when the corresponding memory access is complete and the result/status information is available.

47. The apparatus of claim 32, wherein the memory interface device is a
programmed programmable logic device.

48. The apparatus of claim 32, wherein the memory interface device is an
30 application specific integrated circuit.

ABSTRACT OF THE DISCLOSURE

In a system, device, and method for controlling access to a memory, a
5 memory interface device is used to coordinate access to a memory device by a
number of host applications. The memory interface device is situated
between the number of host applications and the memory device. The
memory interface device received memory access requests from the number
of host applications, interacts with the memory device for servicing the
10 memory access requests, and provides result/status information to the
number of host applications. The memory interface device maintains a
separate context for each memory access request in order to correlate each
memory access request with the host application that issued the memory
access request and the result/status information generated for the memory
15 access request.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5 500




FIG. 6 600




FIG. 7 700




FIG. 8 800

Docket No.
2204/A59

Declaration and Power of Attorney For Patent Application

English Language Declaration

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

SYSTEM, DEVICE, AND METHOD FOR CONTROLLING ACCESS TO A MEMORY

the specification of which

(check one)

☒ is attached hereto.

☐ was filed on _____ as United States Application No. or PCT International Application Number _____ and was amended on _____

(if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d) or Section 365(b) of any foreign application(s) for patent or inventor's certificate, or Section 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate or PCT International application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s)

Priority Not Claimed

(Number)

(Country)

(Day/Month/Year Filed)

☐

(Number)

(Country)

(Day/Month/Year Filed)

☐

(Number)

(Country)

(Day/Month/Year Filed)

☐

I hereby claim the benefit under 35 U.S.C. Section 119(e) of any United States provisional application(s) listed below:

(Application Serial No.)

(Filing Date)

(Application Serial No.)

(Filing Date)

(Application Serial No.)

(Filing Date)

I hereby claim the benefit under 35 U. S. C. Section 120 of any United States application(s), or Section 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. Section 112, I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, C. F. R., Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application:

(Application Serial No.)

(Filing Date)

(Status)
(patented, pending, abandoned)

(Application Serial No.)

(Filing Date)

(Status)
(patented, pending, abandoned)

(Application Serial No.)

(Filing Date)

(Status)
(patented, pending, abandoned)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. *(list name and registration number)*

Bruce D. Sunstein	Reg. No. 27,234	Jay Sandvos	Reg. No. 43,900
Robert M. Asher	Reg. No. 30,445	Sonia K. Guterman	Reg. No. 44,729
Timothy M. Murphy	Reg. No. 33,198	Keith J. Wood	Reg. No. 45,235
Steven G. Saunders	Reg. No. 36,265	Mary M. Steubing	Reg. No. 37,946
Harriet M. Strimpel	Reg. No. 37,008	Christopher J. Cianciolo	Reg. No. 42,417
Samuel J. Petuchowski	Reg. No. 37,910	Lindsay J. McGuinness	Reg. No. 38,549
Jeffrey T. Klayman	Reg. No. 39,250		
John J. Stickevers	Reg. No. 39,387		
Herbert A. Newborn	Reg. No. 42,031		
Elizabeth P. Morano	Reg. No. 42,904		
Jean M. Tibbetts	Reg. No. 43,193		

Send Correspondence to: **Jeffrey T. Klayman**
Bromberg & Sunstein LLP
 125 Summer Street
 Boston, MA 02110

Direct Telephone Calls to: *(name and telephone number)*
Jeffrey T. Klayman at (617) 443-9292

Full name of sole or first inventor Richard J. Ely	
Sole or first inventor's signature	Date
Residence 9 Minuteman Lane, Sudbury, MA 01776	
Citizenship U.S.A.	
Post Office Address Same as residence	

Full name of second inventor, if any Stanley Chmielecki	
Second inventor's signature	Date
Residence 22 Bulova Drive, Nashua, NH 03060	
Citizenship U.S.A.	
Post Office Address Same as residence	